16 lines
158 B
Verilog
16 lines
158 B
Verilog
/**
|
|
* Exclusive-or gate:
|
|
* out = not (a == b)
|
|
*/
|
|
|
|
`default_nettype none
|
|
module Xor(
|
|
input a,
|
|
input b,
|
|
output out
|
|
);
|
|
|
|
// Put your code here:
|
|
|
|
endmodule
|