32 lines
1.3 KiB
Verilog
32 lines
1.3 KiB
Verilog
`include "../../01_Boolean_Logic/Nand.v"
|
|
`include "../../01_Boolean_Logic/Not.v"
|
|
`include "../../01_Boolean_Logic/Buffer.v"
|
|
`include "../../01_Boolean_Logic/And.v"
|
|
`include "../../01_Boolean_Logic/Or.v"
|
|
`include "../../01_Boolean_Logic/Xor.v"
|
|
`include "../../01_Boolean_Logic/Mux.v"
|
|
`include "../../01_Boolean_Logic/DMux.v"
|
|
`include "../../01_Boolean_Logic/Not16.v"
|
|
`include "../../01_Boolean_Logic/Buffer16.v"
|
|
`include "../../01_Boolean_Logic/And16.v"
|
|
`include "../../01_Boolean_Logic/Or16.v"
|
|
`include "../../01_Boolean_Logic/Mux16.v"
|
|
`include "../../01_Boolean_Logic/Or8Way.v"
|
|
`include "../../01_Boolean_Logic/Mux4Way16.v"
|
|
`include "../../01_Boolean_Logic/Mux8Way16.v"
|
|
`include "../../01_Boolean_Logic/DMux4Way.v"
|
|
`include "../../01_Boolean_Logic/DMux8Way.v"
|
|
|
|
`include "../../02_Boolean_Arithmetic/HalfAdder.v"
|
|
`include "../../02_Boolean_Arithmetic/FullAdder.v"
|
|
`include "../../02_Boolean_Arithmetic/Add16.v"
|
|
`include "../../02_Boolean_Arithmetic/Inc16.v"
|
|
`include "../../02_Boolean_Arithmetic/ALU.v"
|
|
|
|
`include "../../03_Sequential_Logic/DFF.v"
|
|
`include "../../03_Sequential_Logic/Bit.v"
|
|
`include "../../03_Sequential_Logic/Register.v"
|
|
`include "../../03_Sequential_Logic/PC.v"
|
|
`include "../../03_Sequential_Logic/BitShift8L.v"
|
|
`include "../../03_Sequential_Logic/BitShift9R.v"
|