18 lines
212 B
Verilog
18 lines
212 B
Verilog
/**
|
|
* Demultiplexor:
|
|
* {a, b} = {in, 0} if sel == 0
|
|
* {0, in} if sel == 1
|
|
*/
|
|
|
|
`default_nettype none
|
|
module DMux(
|
|
input in,
|
|
input sel,
|
|
output a,
|
|
output b
|
|
);
|
|
|
|
// Put your code here:
|
|
|
|
endmodule
|