12 lines
143 B
Verilog
12 lines
143 B
Verilog
`default_nettype none
|
|
module top(
|
|
input BUT1,
|
|
input BUT2,
|
|
output LED1,
|
|
output LED2
|
|
);
|
|
|
|
And AND(.a(BUT1),.b(BUT2),.out(LED1));
|
|
|
|
endmodule
|