15 lines
160 B
Verilog
15 lines
160 B
Verilog
/**
|
|
* Buffer:
|
|
* out = in
|
|
*/
|
|
|
|
`default_nettype none
|
|
module Buffer(
|
|
input in,
|
|
output out
|
|
);
|
|
|
|
// Put your code here:
|
|
assign out = in;
|
|
endmodule
|